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rSUMMARY
The objective of this research program is to investigate the technical and economic,
feasibility of producing solar-cell-quality sheet silicon. We hope to do this by coating
one surface of carbonized ceramic substrates with a thin layer of large-grain poly-
crystalline silicon from the melt.
Beginning the middle of February 1978, we expanded our program to include activities
funded by the Task VI Cell Development Group of the Low-Cost Solar Array (LSA) pro-
gram at the Jet Propulsion Laboratory, This work is directed toward the solution of
unique cell processing/design problems encountered within the silicon-on-ceramic (SOC)
r`	 material due to its intimate contact with the ceramic substrate.
is
w
The Task VI work is contained within this report and is labeled appropriately.
^	 During the quarter, we demonstrated significant progress in several areas:
•
	
	 The continuous (SCIM or Silicon Coating by an Inverted Meniscus) coater
succeeded in producing small-area coatings exhibiting unidirectional
solidification and substantial grain size._
• The experimental dip coater was put into operation and succeeded in
producing thick, > 500 µm, dendritic layers at coating speeds of
0.2 to 0. 3 cm/sec,
• We succeeded in developing a "standard" procedure for producing total-
area SOC solar cells using slotted ceramic substrates. The best con-
version efficiency performance to date is 9. 6 percent (antireflective-
coated AM1)-on a 4-cm 2 total-area cell.
i
i
Other results and accomplishments during the quarter can be summarized as follows:
•' A standardized process was defined enabling us to fabricate reproducible
dip-coated layers for solar-cell processing by the Honeywell Solid State
Electronics Center and other JPL contractors.
• A substrate dye-checking procedure was initiated following a suggestion
	 -
by D. Wirth and J. Sibold of Coors Porcelain Co. This new procedure
has increased our yield of silicon-coated slotted substrates.
l
d
r• Observations were made which seemed to indicate that the liquid - solid
k	 interface tilts slightly away from the substrate contrary to what was
`	 originally thought.
• Remarkably consistent performance was achieved in Honeywell-fabri-
cated SOC solar cells. The average total-area conversion efficiency 	 i
on these cells was 8.3 (f0. 8) percent CAR-coated, AM1].
(
• Three new mullite compositions were formulated by Coors for evalua-
tion as slotted substrates. i
• The fracture strengths of roll-compacted S1SI, J, K, and M Mod	 r
mullite substrates were measured.
• Several techniques for producing perforated mullite substrates were
investigated by the Honeywell Ceramics Center. A technique for punch-
ing 1/8-inch-diameter holes in an MV-20 substrate produced a success-
ful coating.
•
	
	 Cooling shoes added to the experimental dip coater demonstrated that
thick coatings can be achieved at higher pull speeds.
a Better thermal-gradient control at the solidification zone in the SCIM
coater was obtained. This resulted in better quality small-area coat-
ings. More-uniform temperature profiles at this critical point in the
SCIM coater should produce more-uniform large-area coatings.
f
•
	
	
Back. Surface Field (BSF) investigations did not produce an effect in
either single-crystal or SOC material.
• An analytical thermal analysis of the.
-
vertical SOC growth process was
conducted. The model obtained suggests that the net lateral heat trans-?
fer in the neighborhood of the freezing front is into the ceramic as
opposed to out from the free surface as originally thought. 	 >-
kr 	
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INTRODUCTION
u
This research program began on 21 October 1975.	 Its purpose is to investigate the tech-
nical and economic feasibility of producing solar-cell-quality sheet silicon by coating
" inexpensive ceramic substrates with a thin layer of polycrystalline silicon.
	 The coating
methods to be developed are directed toward a minimum-cost process for producing
solar cells with a terrestrial conversion efficiency of 12 percent or greater.
` By applying a graphite coating to one face of a ceramic substrate, molten silicon can be
i	 4 caused to wet only that graphite-coated face and produce uniform thin layers of large-grain polycrystalline silicon; thus, only a minimal quantity of silicon is consumed.
	 A
j dip.-coating method for putting silicon on ceramic (SOC) has been shown to produce solar-
cell-quality sheet silicon.	 This method and a continuous coating process also being }
investigated have excellent scale-up potential which offers an outstanding, cost-effective
way to manufacture large-area solar cells. 	 The dip-coating investigation has shown that,
	
)
as the substrate is pulled from the molten silicon, crystallization continues to occur
	 k
from previously grown silicon.	 Therefore, as the substrate length is increased (as
wo.l"'	 the case in -a scaled-up process), the expectancy for larger crystallites in-
G.
iety of ceramic materials have been dip ` coated with silicon.
	 The investigation has
shown that mullite substrates containing an excess of SiO best match the thermal expan-
Sion coefficient of silicon and hence produce the best SOC layers. 	 With such substrates,
smooth and uniform silicon layers 24 cm 	 in area have been achieved with single-crystal
grains as large as 4 mm in width and several cm in length. 	 Crystal length is limited by
the Length of the substrate.	 The thickness of the coating and the size of the crystalline
grains are controlled by the temperature of the melt and the rate at which the substrate
is withdrawn from the melt.
r The solar-cell potential of this SOC sheet silicon is promising.. 	 To date, solar cells with
areas froth 1 to 10 cm 2
 have been fabricated from material with an as-grown surface,
Conversion efficiencies greater than 9 percent antireflection (AR) coated have been
achieved without optimizing cell_ processing techniques. 	 Such cells typically have open-
circuit voltages and short-circuit current densities of0, 54 V and 23 ` mA/cm2 , respectively.
I
r. The SOC solar cell is unique in that its total area is limited only by device design con-'
siderations.	 Because it is on an insulating substrate, special consideration must be
given to electrical contact to the base region. 	 One method which offers considerable
3'
4
promise is to place small slots in the substrate perpendicular to the crystalline growth
	 4
direction and contact the base region by metallizing the silicon that is exposed through
the slots on the back side of the substrate. Smooth, continuous coatings have been ob-
tained on substrates which were slotted in the green state prior to high-temperature
firing. The best s2lotted-cell results indicate a 9. 6 percent conversion efficiency (AR-
I	 coated) on a 4-cm (total area) cell. This cell was not optimized for device performance.
I,	 1
Development efforts are continuing in such areas as improvement in growth rate, reduc-
tion of progressive melt contamination, and optimization of electrical contacts to the base
layer of the cell. The investigation has shown that mullite substrates, to a limited ex-
tent, dissolve in molten silicon. The impurities from the substrate are believed to
	
a
adversely affect solar-cell conversion efficiency. A method for reducing substrate
dissolution is to reduce the contact area the substrate makes with the silicon melt.
Therefore, a silicon coating facility, referred to as SCIM or Silicon Coating by an
Inverted Meniscus, has been constructed which is designed to coat large (10-cm x 100-cm)
substrates in a continuous manner; It is expected that this facility will not only improve
the growth rate, but also minimize the silicon melt contact with the substrate. This
should reduce the rate at which the melt becomescontaminated, The facility will also
permit a study of possible continued grain growth by accommodating the use of longer
substrates. It should also reveal problems that are likely to be encountered in a scale-
up process. This machine has succeeded in demonstrating coatings exhibiting unidirec-
tional solidification (desirable and occurring in dip coating) but has yet to achieve
continuous coating of a 100-cm-long substrate.
r
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Code Material
Approximate Percent Oxide Composition Ratio
AlZ03 Si02 Fe203 Ca0 NIgO iS20 Na.O Ti02 B20^ [11203/S{O2
IA Std. $IS1 Coors 57.6 38.9 0. 62 0.13 0.25 0,92 0,25 1.12 0.00 1.48
compoAtion
1i 184 1IRAl 41.4 56.2 0.`45 0.14 0.18 0.66 0.18 0.81 0,00 0. 74
72. 5% S1SI
27. 5 114 SiO2
i, 71. 43 go S1SI 40. 7 56,9 0.45 0.14 0. 18 0.66 0 18 0.79 0.00 0.715
28, 57 4` SiO2
Al 69°a 51S[ 39:2' 58.4 0.43 0.14 0.17 0. 64 0. 17 0,77 0,00 0.67
31°'o Si02
N Calcined clay plus 41.0 56.5 0.89 0.02 0.04 0.02 0, 03 1.56 0.00 0-73
Si02
 (K-747 +
K-135)
1
TECHNICAL DISCUSSION
SUBSTRATE DEVELOPMENT AND CHARACTERIZATION
(B. Koepke and K, Jatavallabhula),
1	
Ji
During the quarter, substrate activity was concentrated principally in the following three
areas: 1) the evaluation of slotted substrates made from two new compositions (M and N
{ modifications) manufactured by Coors Porcelain Co. ; 2) characterization of the mechani-
cal properties of these compositions at Honeywell's Corporate Material Sciences Center
(CMSC), and 3) investigation of different techniques of perforating substrates carried, out
by the Honeywell Ceramics Center (HCC). These three areas are discussed below.
Substrate Evaluation
.	 4E-
Three new compositions were produced, by Coors Porcelain Co. for substrate evaluation.
These compositions, designated L, M, and N modifications, are listed in Table 1. 1
l
Table 1. Composition of Various Mullite Bodies
=A .
r	 x,
value for the M material was due to a higher than anticipated Al 0 3 /Si02 ratio as de-
	 a
tected by chemical analysis of the fired material. 2 The compositions listed in Table 1
are based on initial batch compositions rather than an analysis of fired bodies. The
higher expansion of the M Mod material is corroborated by our observation that this
i material had a greater tendency to fracture during dip coating. The L Mod material hadj	 not been delivered to CMSC as of the end of the quarter and thus was not evaluated.
i
Substrate Mechanical Properties
	
3I
The fracture strengths of roll-compacted SiSI, J, K, and M Mod substrates were mea-
sured at room temperature in four-point bending and are listed in Table 2. The samples
were nominally 0. 04-inch thick and 0. 12-inch wide and were tested over an inner and
outer span of 0. 5 and 1. 25 inches, respectively. The crosshead speed was 0. 01 inch/
minute
Table 2. Fracture Strengths of Roll-Compacted Substrates
Code Material Strength(kpsi)
A _S1SI (155 RCM) 17. 6 f 2, 7
J J Mod (183 RCM) 11, 1 ±,1, 5
K K Mod (184 RCM) 14. 0 f 1, 6
M M Mod (218 RCM) 13,1 t,2, 8
The strength of the roll-compacted S1SI is slightly less than the cold-pressed and
sintered material (21. 7 kpsi as reported in Annual Report No. 3). Increasing the silica
content appears to decrease the strength. This is expected because the higher Si02
materials contain less mullite. The decrease is apparently not systematically related to
the amount of SiO2 in the material,
Substrate Perforation Techniques
In work carried out at the Honeywell. Ceramics Center, W. Harrison and G. Hendrickson
have been examining different means to produce perforated mullite substrates. In one
attempt, a slurry mix of pure alumina and pure silica was cast on a surface from which
metal pins protruded in order to perforate the substrate during initial drying.f	 P^ P	 P _	 g	 Y^ g • Due to
6	
shrinkage, the cast bodies fractured during drying. In a second attempt, the slurry was
`	
cast around pins protruding from a sheet of silicone rubber. The body was removed
from the pins and dried; it remained intact but the holes "healed" shut, In a third attempt,
extrudable McDanel MV-20 mullite was roiled and then 1/8-inch-diameter holes were
1	 _ s
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pun%:hed In the sheet oii 1/4-inch centers by hand. This technique was successful and a
number of pertuiated substrates were delivered to the Corporate Material Sciences
Center for evaluation.
To date, one punched MV-20 substrate has been dip coal, d with silicon. The following
points were noted:
•	 The substrate coated uniformly but the coating contained depressions
corresponding to where the coating bridged a hole.
• The substrate did not crack.
	 ORIGINAL PAGE IS
OF POOR QUALITY
Many of the holes were filled with silicon.
Photographs of the coated MV-20 substrate are shown in Figure 1. The irregular nature
of the surface is shown in the left-hand photograph. The back side of the substrate is
shown in the right-hand photograph. Some holes that appear filled with silicon are indi-
cated by arrows. Note that the holes appear filled but in all cases are only coated on the
top and bottom with a thin layer of silicon. The mechanism for this behavior is uncertain
and is under study. This phenomenon is observed with holes but not with slots. The
difference maybe due to dynamic effects occurring when the meniscus passes a hole or
slot. When it passes a slot, it breaks on the back side but, in some cases, does not
break over a hole.
(a)	 (b)
Figure 1. Photographs Showing (a) the Front and (b) the
Back Side of a McDanel MV-20 Perforated
Mullite Substrate that was Dip Coated with
Silicon. The substrate measures 1. 75 x 1. 75
x 0. 070 inches. The holes are approximately
3/32-inch in diameter and are approximately
3116-inch apart. Arrows indicate where the
holes appeared filled with silicon.
Sll] laT SIT-ilCON Gift"O'bV'.lH (J. J.). Zook., J, D, Map s, ^.
L, D. Nelson, U, J. Sauve, 11. llegel, and 11. Burke}
a r
Dip-Coating+  P oductioil
t,
During the quarter, emphasis was placed L111 increasing the p1"o(jLtCk:ko11 Z,11tE[J<7t QF dip-
coated SOC material.	 There we.i e two basic reasons for this: 1} to supply the tlo11cpvell
Stolid State T`ileCtronics Center (SS,I:!IQ with materia l for processing into solar cetls, and
2) to supply JPL with substrates to be processed by o ther contractors -- nanlely, OCl.,l
and Spectrolab.
A standard procedure was defined, and a production sch edule was developed to supply the
demand with the original dip -,coating system.	 Due to a number of operational problems,
we were not able to meet that schedule with the single systona„ so the experimental dip-
coating system was also used for production,
The standard procedure is desortbed as follows: is
1}	 .ill carbon parts used in the dip-eoating system are pur ified and .certified
x
to contain loss than 10 p17tn of Ti, V, awl li o.	 'Unfortunate ly,
 we were
not able to maintain all par ts to this specification with respect to Fe, but
the parts were cheokod by the lkoileywell Chemistry Laboratory by Ljllis-
s ion s octrosco y, and woro 'found to a^ ntaus lass than 100 pp^^^ hie in, allp	 ^
Cases,	 This is ill contrast to the uncertif.led carbon parts we previously 4'^
used wh ich Contained 1 5700 pp111 .l+ 4, as \\it'll as signiftcalit amounts of t;t
Ti and V.
2)	 "i,kie substrates are Coors "typo K" ii-mllite -based ceramic with a demon-
strated Ct:^a11Sio1^ cooft'ici.eixt closel^^' 1v^atcilin	 that: of St.
3}	 The substrates lore dye-checked and baked at 1000'C;, 	 This procedure
was initiated at the si ggestioxl of COMWWS 0t7las\ilt4laks from Coors
Porcelain (;Dave-\Nrirtli and ;k'ncl: 5ibold}.	 i^ltrutig a r Oc n
	 trisit,	 t Ic y
Carefully observed t;he "gvOwth in the experinlontal dip-coating system
(which has t:^celleut vi(-wing `access) and ;noticed that crac ks were develop-
}	 inn in the ceralii c when it was to-veered into the melt,
	 These. cracks were
in all, likelihood present it! tbo ceratiiio befoxe dipping. 	 They suggested
a
t 
	
dye-ctiv C4^ing° proCedure wtiich sev^cals CraC'la il^ t:lio Substrates, tot.- i
loved by firing at 1000"C in air to 'burn off the dye- and any residual
j.,
bydrocar bons due to ban(Iling.	 After .firing, care is taken 11ot to touch
the substrates except: with plastic gloves,	 1losults in the oxperlmental
dip Coatel" indicate that the new proce(W e teas oonstdezably reduced the j
sul)strate; cracking,
ri
i
4)	 Hand-rubbed carbon coatings are applied to th e sample us in	 s eotro-g	 g'	 p
z	 graphic carbon,
	
We realize that the hand-rubbed cat-boil '^s not ideal be-
1
cause the coverage is not as uni.forni as with, the colloidal graphite paint.
However, at; present, hand-rubbed carbon is the only method that assures
that carbon does not enter the Slots.	 If carbon enters the slots, the Sill-
"'	 con wets the slots and does not get for ced out dur ing so lidificat ion. 	The
latent heat released during solidification upsets the crystal growth con-
ditions, and crystallinity is disturbed.
f
5)	 Argon is illtrOdllCed intothe systemjust above the m e lt Surface 121 t 
vicinity of the grolvizlg crystal to s'\veep away the Si0 particles genera ted
in the melt.
3
6) 	 In addition to the foregoing, the procedure calks for the following
a)	 600-gram charge
b)	 600 x .1016 atolls boron dopant
t''	 c)	 30- m inute prebake of substrate just prior to dipping
d)	 1, 6 cc/minute argon flow rate
e)	 8-laaizlute preheat at 1/w-inch above melt
f)	 20-second soak time in melt
l g)	 0. 06 cup /sec pull rate{
h)	 2-minute stabilization just after meniscus breaks
.I"i	 i)	 0. 06 crz7/see initial withdrawal for 2 inches
With the above procedure, the production yield improved during the quarter. 	 The
' velocity of 0, 06 elan/sec gives layers 200 to 250 µz'11 thick. 	 The remaining production
problems were associated with the power supply and temperature controllers, avail-
	
l
ability of substrates, and changes in operator personnel.
^s
There is one yield-limiting factor tivhieh is not understood.	 During some of the runs,
r	 some of the samples developed dendrites in the center rogion of the sample.
	 The den--
drites can be eliminated by raising the
 melt t:e2llperature, but this results in a decrease
in layer thielaaess, and the increased possibilii.y of the silicon layer not bridging the s7,gts.
The appearance of the dendrites in the middle of a-layer suggests some change in the
thermal conditions during growth, but: the cause of such a. change is not apparent.
} During the quarter, type M substrates from (.doors wore also evaluated for dip coating,
I	 These subs trates have a higher glass content Lhan the type It substra tes, 	 They have
r	 ,,	 2x
c
t' suffered significant breakage problems during dipping and appear to be too soft at the
.. melting point of silicon. 'Further evaluation will be done when we have caught up with
the production schedule, 	 -	 jF
Bx erLmenta.l .Dip Coates
1
During the quarter, a new dip-coating facility was put in operation at CMSC.. 	 A photo-	
k'
)
graph of the dip coater is shown in Figure 2.	 The unit is basically the same as the exist- w,
ing dip coater but is larger and affords greater `accessibility ;to the molten silicon by the
operator.	 The other dip coater is seen in the background of Figure 2. 	 The power supply
is situated between and is shared by both units,	 There are four access ports in the
central section of the new dipper. 	 Two are inclined at 11 degrees to the melt surface
and two are at 30 degrees,
	
The melt surface is typically maintained level with the part-
ing line between the lower and middle chambers, and all access ports focus on the center
of the crucible at this level, 	 There are four access ports in the top of the chamber
' inclined at about 60 degrees to the melt surface.
	
The crucible supports and pulling
mechanisms in the new dipper are identical with the other unit but the heater is differ-
ent.	 In the new unit we have installed a graphite resistance heater with a picket fence
design rather than the thin-wall heater used in the other unit.
The new heater assembly is shown in Figure 3.	 The glass tube on the right side of the
heater is used to blow argon gas over the melt 'surface during some runs to minimize i
SO formation on the silicon coating. -, The picket fence heater is believed to be less
susceptible to damage and provide more-uniform heating than the thin-wall heater used
in the other system,
r
In 1979, the new dip-coating facility will be used mainly to determine how the throughput
of the SOC process can be optimized. ` The major goal will be to define conditions under
which reasonably thick (i, e. , 100 µm) silicon coatings can be grown at relatively high
rates (i. e. , 0: 15 to 0. 3 cm/sec).	 VTith the dip-coating geometry used to date, the
velocity- thickness relation follows that discussed in Annual Report No, 3, namely v et =
constant.	 This behavior has also been found in the new dipper. 	 Figure 4 shows coating
thickness plotted as a function of pull rate for a series of coatings,
 made on unslotted Coors
K Mod substrates in the new dipper.	 The dotted lines in the figure show the spread in all
the data taken on the other dipper and published as Figure 10 in Annual Report No. 3. 	 The
data taken with the new dipper follow the relation v 2. 3 t = constant.	 The goal of the pro-
? gram to increase the throughput is also shown in the figure.
I
The data plotted in Figure 4 represent the upper limit in coating thickness_ expected with
the experimental arrangement currently in use (i. e. , simply withdrawing a substrate
I from a crucible of molten silicon), 	
In this case the radiative and convective cooling of
the silicon coating is dictated by the melt temperature, the growth velocity, and the
I thermal conditions of the environment (e. g, 	 the temperature of the walls of the chamber). z
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Figure 3. Photograph of Heater and Crucible in New
Dip Coater
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Figure 4, SOC Layer Thickness Plotted as a Function of Pull
Rate for Coatings Produced on Unslotted Coors K
Mod Substrates in the New Dip-Coating Facility.
The triangles, represent data taken with external
cooling employed. {
If thicker coatings are to be produced at increased pull rates, external cooling will have
to be used. Experiments with external cooling have been started, Cooling in the vicinity
of the liquid - solid interface is being provided by the two cooking shoes shown in Figure
5. The shoes are mounted or rods that protrude from two of the 30-degree access ports
as shown in Figure 2. The shoes are positioned so that both sides of the substrate can
be cooled during coating. The cooling shoes are machined from nickel billets and are
cooled by water flowing through the rods and into passages drilled in the shoes, One of
the shoes has gas jets drilled in it to allow a stream of gas to be directed g	  at the substrate	 x ,during coating. The gas also enters the shoe through the support rod'.
Several Preliminary runs were made with the cooling shoes in place. These data are
plotted in Figure 4 as triangles. Substrates were 'pulled;at 0. 15 and 0.2 cm /see with
the water-cooled cooling shoes positioned 6 mm from both sides of the substrate and
about 6 mm above the melt. The cooling shoe on the coating side contained gas jets and
allowed a stream of argon to be directed on the silicon coating. Figure 6 is a photo
{	 graph of an SOC coating made at 0. 2 cm/sec under -these conditions. Most of the silicon
{
	
	
had solidified dendritically, indicating the melt temperature was too low for the condi-
tions used. The upper data point on Figure 4 at 0. 2 cm/sec was measured on the smooth
1 portion of the coating existing on the lower right-hand side of the substrate. These are
preliminary results and it is expected that improvements will be made in the coating
quality as the growth conditions are optimized.
A notable point concerning these early runs with external cooling is that cracking was not
observed. This important observation'' indicates that afterheaters may not be necessary
even at high pulling rates. This appears to be a major advantage of supported growth.
!	 12
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Figure 5. Photograph of l.?pper Chamber of New Dipper
Showing Cooling Shoes
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Figure 6. Photograph of Substrate Dip Coated with Silicon
at a Pull Rate of 0. 2 cm/sec with Cooling Shoes
in Place Near Front and Back Sides of Substrate.
With the exception of the lower right-hand side
of the sample, the coating is dendritic.
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Continuous Coating Process'
A good part of this reporting period was spent making SC1M coating operational runs.
After performing a number of these runs with various heating-element temperature
combinations, it became apparent that the trough heating design shown in Figure 7 was
not likely to allow the coating on the substrate to solidify at a distance less than 1 inch
downstream of the trough..	 When the liquid - solid interface occurs this far downstream,
there is a tendency for molten silicon to be drawn from the trough as the substrate skims	 i
over it.
	
This is particularly true at slower (< 0. 1 cm/sec) coating speeds where, as	 }
with dip coating, more silicon is pulled from the melt to accommodate a subsequently
thicker layer.	 To correct this condition, a new type trough-heater assembly was in-
stalled in the coater. 	 The original trough heater also served as a final substrate heater.
This was needed to ensure that the substrate would be sufficiently high in temperature
before it passed over the molten -silicon meniscus.
	
The new heater assembly also
serves this function. 	 The heater is fabricated in such a way that the graphite trough -
holder itself is an active resistive element of the assembly (see figure 8). 	 The rectang-
ular legs of this heating assembly fill the final substrate heating requirement. 	 The 1
power density of each leg is graduated in such a way that the substrate temperature never
exceeds the melting point of silicon, as shown in Figure 9,
	
Contrary to the original
approach, the heating zone now terminates abruptly at the downstream edge of the trough. 	 -
Operational runs following this modification revealed that under favorable conditions the
solidification interface can be made to occur within 1 cm of the trough.
	
This dimension`
varied with respect to the temperatures' of the trough and upper substrate heaters, as
well as with the quantity of cooling gas that can be directed on the silicon-coated face of
the substrate.
Runs made with this new heating configuration produced small-area	 20 cm 2 ) coatings.._
hAs experienced in previous runs, te silicon meniscus was gradually drawn from the q
`	 trough as the substrate skimmed over Lt. 	 Since our first attempt to SCIM coat, we have 1
observed that the extent to which molten silicon is drawn from the trough varies with the
velocity of he moving substrate. 	 At faster velocities (> 0. 1 cm/sec), the substrate
travels a greater distance before this withdrawal takes place than is possible at slower
speeds,	 Since coating thickness is a function of substrate speed, this overflow problem
makes Lt difficult to achieve thicker, well-developed crystalline ,layers of any , significant
length.
The _upper substrate treater could also be a heat source which prevents the solidification
front from occurring immediately downstream of the trough (see -`_P igure 9).	 Note that
this heater extends beyond the trough. 	 In a continuing effort to steepen the temperature
gradient in this zone, the length of this heater was reduced as shown in Figure 10.
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With this shorter heater, the interface
	
if desired	 can now be shifted until soldification
.. occurs at the edge of the trough. 	 This is the dip-coating equivalent of having the surface
of the melt freeze around the substrate as it is being withdrawn from the melt. 	 The
temperature of this shorter heater is now a critical coating parameter.
	 If too hot,
solidification, as usual, occurs too far downstream.
	 If insufficiently hot, the substrate
will freeze to the melt.
	 Using the latter of these two thermal conditions, however,
promising layers have been achieved by raising the meniscus height and, consequently,
the substrate level as it passes over the meniscus. 	 Apparently the additional heat of
fusion contained in this larger volume of silicon prevents the freeze-up which normally
3
occurs with a lower meniscus.
	
Unfortunately, temperature nonuniformity along the
trough prevents the solidification front from occurring in a single plane which runs
x parallel to the trough,	 The portions of this front which are downstream from the trough
continue to allow molten silicon to be pulled from the trough. 	 This temperature non-
.	
Y
uniformity was introduced by the new trough heater design and measures must be taken
to correct this problem.
Small-area (10 to 15 cm 2 ) coatings have nevertheless been made under these nonuniform
thermal conditions,	 At coating velocities of 0,. 05 to 0, l cm/sec, large-grain layers
were achieved having thicknesses in the 100 to 200 µm range.
	 These layers display the
/ same type of unidirectional solidification experienced in dip coating at these coating rates,
Figure 11 is a photomicrograph of one of these layers which was coated at a substrate
velocity of 0. 95,crn/sec.	 The layer was 100 µm thick and had highly twinned single grains
' as large as 1,. 3 mm wide. 	 A faster (0, 23 cm /sec) grown coating, on the other hand,
-
produced a larger (-35 cm2) layer which was only 10 µm thick (see Figure 12).
	 The
r	 ,
grain structure here is also very similar to that of dip-coated layers grown under similar
t
conditions.
We are encouraged by the fact that the most recent SCIM-coated layers do indicate that
large-grain SOC sheet silicon is possible by this coating technique.
	 The major obstacle
to continuous coating remains to be this downstream overflow of molten silicon.
	 An
immediate effort will be made to correct the poor trough temperature uniformity which
is a suspect for causing the problem. 	 Should this fail to correct it, we are giving con-
sideration to elevating the ,downstream end of the coater. - The coater was designed to be
tilted as much as 30 degrees above the horizon. 	 A 30 degree tilt would provide a G/2
downward force on the molten silicon and by doing so could possibly render the tempera-
ture uniformity along the trough less critical.	 Such a change would require only minor
modifications to the system.
In summary, we believe that the coating runs performed this reporting period clearly
demonstrate that silicon can be coated onto ceramic in continuous manner,
	 To do so in
a routine fashion, however, will require much greater temperature uniformity and con-
	
V
trot than we originally had anticipated, (
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CELL FABRICATION AND DEVELOPMENT (B. Grung, T. Heisler,
A	 S. Znameroski -Task II and Task VI)
Performance of SOC Cell s
't
So far, the best SOC cell has a total-area conversion efficiency of 9. 6 percent (AM1,
ELH, AR), for a total area of 4., 08 cm 2 . The primary characteristics of this cell and
22 other recent SOC cells are given in Tables 3 and 4. The average conversion effi-
ciency after AR coating is 8.3 percent, with a standard deviation of 0. 8 percent. All
efficiency values were measured using an ELH lamp and a new standard reference cell
recently supplied by JPL. The height of the lamp was adjusted to give a light intensity
of 100 mW/cm2.
'	 Table 3. Slotted SOC Cell Conversion EfficiencyE
Item Cell No. Total-Area Conversion Efficiency (%)
Before AR After AR
1 143-12L 5. 0);- 6.1
2 143-12II 5. 8= 7.1
3 143-131 ` 6. 0" 9. 2-
4 143-1311 6. 5:1, 9.0
5 144-4 6. 1- : 8.2
6 147-7 4.5 ---
7 148-8T 5.9-;: 7.9
8 148-8 5. 7' 7.8
9 148-15 4.4
---
10 148-16L 5.4 ---
11 148-16R 6.4 ---
12 146-6L 5. 6*' 9. 6_
13 146-6R 5.2:,= 7.8
14° 148-7L _ 6.2 ---
15 148-711 6.9
----
16 151-10L 6.3 8.3
17 151-10R' 6. 6 8.4
18' 151-13L 7.3 8.7
19- 151-13R 6,6 9.0
20'' 151-14L 6.0 8.2
21 151-14R 6.3 8.6
22 151-15L 6. 5 8.5
23 , 151-15R' 5.9 8.2
Avg.
Value --- 6:'0(±0.7) 8;.3(±0.8)
,;w
Table 4. Slotted SOC Cell Performance Parameters
Cell-
No.
Diff^:ston
No.
^Toc
(fir)
Esc
2(mAJcm
Till
Factor
Total-Area
Conversion
Efficiency
M
143-121 Q46 0.54 17.6* 0.62 5.0*
After AR coating 0.55 22. 6 0.49 6. 1 (AR)
143-1211 Q46 0.54- 17.3* 0.62 5.8*1
After AR coating 0.55_ 22.6 0.62 7, 7 (AR)
143-131<_ Q46 0.54 16.0*	 , 0. 70 6. Oat
After AR coating 0.55 22.8 0.74 9. 2 (AR)
143-13I1 Q46 0.54- 17.0* 0.71 6. 5,1
After AR coating 0.54 23.3 0.71 9, 0 (AR)
144-4 Q46 0.54 164 7 G 0.68 6. 1*
After AR: coating 0. 55 23.7 0.63 8. 2 (AR)
147-7 Q48 0. 51 17.1 0.51 4.5
148-8T Q48 0, 53 15, 9* 0. 69 5, 9>k
After AR coating 0.54 21. 6 0.68 7. 9 (AR)
148-8 Q48 0. 54 16. 5* 0.64 5.7
After AR coating 0. 54 22. 8 0. 63 7.8 (AR)
148-15 Q48 0, 52 15.7 0. 55 4.4
148-16L- Q48 0.53 15.8 0.65 5.4
148-16R Q48, 0.54 16,3 0.72 6.4
146-6L Q51 0. 55 18.	 1>111 	'- 0. 57 5. 654
After AR: coating 0.55 23. 6 0.74 9. 6 (AR)
146-6R Q51 0. 53 ' 16. 1* 0.61` 5. 2*
After AR coating 0. 54 22. 5 0,65 7. 8 (AR)
148-7L Q51 0.54 17.5 0.65 6. 2
148-7R Q51 0.54 17.5 0, 73 6,9
151-10L Q53 0. 53 16. 5 0. 72- 6.3
.After AR coating 0.54 21. 6 0.70 - 8.3 (AR)
151-1OR Q53 0.54 16. 6 0. 74 6.6
After AR, ° coating 0. 54 21. 5 0. 72 8.4 (AR)
151-13L, Q52 0.53 18.7 0.73 7.3
After AR coating 0.54 _23. 0 - 0. 69 8. 7 (AR)
151-13R Q52 0. 54' 17.1 O. 72_; - 6. 6
After AR coating 0. 55 22. 8 0.71 9. 0 (AR)
151-14L Q52 0.53 16.8	 - 0.67 6.0
After AR.' coating 0. 54 22,8 0.67 ` 8. 2 (AR)
151-14R Q52 -0.54 16.8 0.70 6.3
After AR coating 0.54 ' 23.2 0.68 81.6 (AR)
151-15L Q53 0.54 17.4 0.70 6.5
After AR coating - 0.54 '' 23.4 0, 67 `- 8. 5 (AR.)
151-15R Q53 0.54 16. 6 0.66 5.9
After All coating 0. 55 23.3 0,64 8. 2 (AR)
}a	
4
All recent SOC cells have a total area of 4. 08 cm 
	
and a metallization pattern that covers
10 percent of the total area.	 The cells use slotted mullite-based substrates`. 	 The slots
provide a wayfor making electrical contact to the back side of the silicon layer.	 The $
mullite-based material has a thermal expansion c3efficient that closely matches that of
,. s ilicon.
The current-voltage characteristics of the best cell are given in Figure 13.	 This cell
has an open-circuit voltage, Voc, of 0. 55 V, a total-area short-circuit current density, k
Jsc' of 23. 6 mA/cm 2, a fill-factor (FF) of 0. 74, and (as already noted), a total-area
conversion efficiency of 9. 6 percent (AM1, ELH, AR). 	 The active-area short-circuit G.
current density is	 26 mA/cm 2 ; which is typical of most recent cells (see below). x
Performance of Single-Crystal Cells
The prii-nary characteristics of 10 recent single-crystal cells are given in Table 5.
	
The
best cell has a, total-area short-circuit current density (Jsc ) of 30. 7 mA/cm 2 , an open-
circuit voltage (V
	
) of 0. 58 V, a fill-factor (FF) of 0. 77, and a total-area conversion M
oc	 2efficiency of 13. 7 percent (AM 1, ELT-1, AR), for a total area of 4. 08 cm".. l;
b
Y
Average Values
' Table 6 summarizes the data given in Table 4 for SOC cells and in Table 5 for single-
r
crystal cells.	 Table 6 gives average values for the various cell characteristics, along
with standard deviation values.
	
A comparison of SOC cells with single-crystal cells
shows the following: With an antireflection coating, the SOC cells have (1) an average
short-circuit current density that is about 36 percent lower, (2) an average open-circuit
voltage that is about 6 percent lower, and (3) an average fill factor that is about 10 per.- g
a.
cent lower.	 Thus, the area which offers the greatest improvement potential in SOC cells =	 ':
^	 t is the short-circuit current density.
Short-Circuit Current-Density Values of
Recent SOC Cells
Recent Js c values have been remarkably consistent, which indicates that the silicon
material properties have been quite uniform.
	
As Table 4 shows, 23 cells have been
fabricated from six different dip-coating runs (runs No. 143, 144, 146, 147, 148,' and
151).	 Some of the substrates were coated early in _a run; others, late. 	 In spite of such
fabrication differences, the active-area Js	values were spread over a very narrow
range -- the lowest value was 23.'7 mA/cm
	
the highest value, 26. 1 mA/cm . 	 The
average value was 25. 1 mA / cm2, with a standard deviation of 0. 7 mA/ cm2. 	 Thus, for
six separate dip-coating runs, the J sc values-have been within about 3 percent of the -°
average value.
23'
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No.
Troc
(V)
Jsc
(mA/cm2)
Fill
Factor
Total-Area
Congers ion
Lffic[ency
0152.1 0. 56 22, 0 0. 79 9.7
After AR coating _ 0. 56 31. 5, 0. 75 13. 3 (AR)
Q52Il 0.55 21.2 0.76 8.9
.after Ali coating 0. 56 31.5 0.71 12. 6 (AR)
4 51131 0. 56 21. 9* 0180 9. 81-"
After AR. coating 0. 58 30. 7 0. 77 13. 7 (AR)
Q5113II 0. 56 28. 2* 0. 78 9. 5-,,
After AR coating 0. 57 - 30. 5 0.76 13. 2 (AR,)
Q51Ai 0.56 _20.9:8 0.79 9. 34,
After AR coating 0. 57 30. 6 0.75 13. 1 (AR)
Q51AII 0. 56 20, 5* 0.78 8.9",
After AR coating 0.56 30. 1 ` 0.75 12. 6 (Ali)
Q48PI 0. 57 21. 2* 0.77 9. 2*
After Ali. coating, 0. 57 31. 3 0.74 13. 3 (AR)
^,14813I1 0. 56 22, 44, 0.74 9. 2*
After AR coating 0. 55 30. 8 ;_ 0._71 12.1 (AR)
Q48AI 0. 57 21. 1 k 0.79 9.4*
After Ali. coating 0,57 30.9 0.76 13, 5 (AR)
Q48AIl 0. 57 20. 5* 0, 78 9	 1.,
After Al'i coating 0. 57 31.4 ' 0. 74 13. 5 (AR)
Note: The asterisk indicates values that could not be measured
using the new standard cell fronn JPL. Such values
were estimated from previous measurements,
Table 6. Performance Parameter Average Values
Parameter
SOC Cells ,Single-Crys talCells
I
Before AR After AR. Before Ali. After AR
Jsc (niA/cm2);
Active area 18. 5 (±0.8) 25. 1 (±0. 7) 24. 2 (±2. 3) 34. 0 (a-0. 5)
Total area 16.9 (±O. 8) 22. 8 (±0 7) 22. 0 (±2. 3) 30. 9 (:10. 5)
Voc (V) 0. 54 (±0.01) 0, 54 (±0. 01) 0. 56 (k0. 01.) 0. 57 (10. 01)
Fill factor` 0.`66 (±0`.06) 0. 67 (i0. 06) 0. 78 (±0. 02) 0. 74 (±O0 02)
Total area 	 Ti (^10) 6. 0 (±O, 7) 8.3-,(±0. 8) 9. 3 (t0. 3) 13. 1 (,40. 5)
1
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Ident. CellNo.
Active
Area2
(cIla
V
oc
(V}
Fill
Factor
J 
sc 2
(mA/cm)
Active-Area
Conversion
Efficiency
( %o)
1 126-2 0.84 0.49 0. 56 19.9 5. 4
2 128-8 0.84 0.48 0.54 18.9 4.8
3 186-3 0.84 0,48 0.48 17.1 3.9
4 139-10 0.84 0.45 0.54 17.5 4.2
5 141-1 0.84 0.50 0.57 21.2 6.0
6 Single 0.84 0. 55 - 0.66 27. 6 10.0
crystal
s'	 )
r	 i
NOVEL DEVICE DEVELOPMENT (I3. Grung, S. Znameroski - Task VI)
Five 2X cells have been completed. Table 7 gives the primary characteristics of each
cell before an AR coating was deposited and before the integral optical coupler (IOC)
was attached. The best cell (No. 151-1) had an active-area conversion efficiency of
6, 0 percent (A1V11, no AR), for an active area of 4. 2 cm 2 . This cell, as well as all
other 2Z cells, contains five separate sections connected in series.
x
1
Table 7. Performance Parameters of 2X-Cells Without IOC Devices
t	
'^
I
I	 ,;
An AR coating was deposited on the three middle sections of cell No. 126-2, and an IOC
was then attached. The primary characteristics of the three middle sections are given
In Table 8, for the three experiments conditions (before AR and IOC, after AR but before
TOC, and after AR and 10C). Table 8 shows that the active-area short-circuit- current
`	 density of a section is increased by a factor of about 1. 38 when an AR coating is used and
'	 4	 by a factor of about 2. 28 when both an AR coating and an IOC, concentrator are used." The
concentrator was designed to increase 3' by a .factor of 2.
11 sc
V	 ^	
iThese results indicate the IOC concept is viable. Further work must be done in the area
of stripe cell fabrication and IOC alignment to order to Improve the overall performance
of the IOC/SOC device.
l'
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Section No. V Fill
Total Area Active Area
J sc 01 scoc
(V)
Factor
(mA/cm2) {°) (mA/cm2) (^°)
No AR or IOC 0.49 0, 56 9.4 2. 6 21,1 5. 8
2	 With AR 0.49 0. 53 13. 6 3.4 I	 29. 3 7. 5
With both 0.51 0.42 22.2 4. 7 49.4 10.4
No AR or IOC 0.48 0. 53 9. 5 2.4 21.2 5.'3
3	 With AR 0.48 0.48 12.9 3,0 28.8 6. 6-
With "both 0.50 0. 36 21. 1 3. 8 47.0 8. 5
No AR or IOC 0. 47 0. 56 _ 9.4 2. 5 20.8 5. 5
4	 With AF 0.48 0,53 12. 5 3.2 27. 9 7. 1
With both 0. 50 0.43 21.3 4.5 47.5 10. 0
All three sections	 1
connected in series,
)
0.50 0.39 21.0 4.1 46. 7 9. 0
Nvith AR and IOC
r
E
.^ c
•	 The gas mixture was changed from argon/oxygen to nitrogen/oxygen in
the ratio of 8010 N and 20% 02	 2' 4n
•	 The gas flow was reduced to
	 1000 cc/minute in a furnace tube of
\	
p2 1/8 L'nch ID.	 This arameter will be varied.
ffi
•	 A new furnace boat was fabricated so that the wafers are vertical.'
•	 The time in the furnace was reduced to 10 seconds (no warmup, in and
out fast).
The foregoing changes were made, and diodes processed on two single-crystal wafers f
with 11 ohm-cm resistivity. 	 One wafer was 16 mils thick_ and the other etched to 9
mils thickness.	 The resulting Von of diodes processed on the wafers was low. 	 See
Tables 9 and 10.
Table 9.	 V	 in 16-Mil-Thick Wafer	 Table 10.	 V	 in 9-Mil-Thick Wafer
i oc	 oc
•^ Furnace temp = 880°C	 • Furnace temp = 882`C
Time = 10 sec	 • Ttne = 8 sec
• 80% N	 20%0 	 • 81% N	 19%02'	 2	 2'	 2
• Gas flow rate = 1880 cc/min	 • Gas flow rate ` 1050 cc/mite
Diode Vcc
1, 0. 53``'
2 0. 53
3 0. 52	 -
4 0.52
5 0. 52
6 0. 52'
7 0. 52
8 < 0. 52
Diode Vi cc
(V)
1 0.51-'
2 0. 52
3 0. 51
4 0. 52
5 0. 53
6 0. 50
7; 0.52
8 0.52
9 0. 52
I
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SHAPE OF LIQUID - SOLID INTERFACE (D. Zook and C. Pickering)
During the quarter, some observations were made that provide indications of the shape
of the liquid - solid interface during normal SOC growth,
	 On a few occasions, the menis-
cus has broken suddenly during coating due to loss of the hand-rubbed carbon during the
soak period.	 An example of the resultant surface is shown in Figure 14.
	 Although a
completely clean decant of the liquid did not occur, there is a very clear suggestion of 	 }
the shape of the liquid - solid interface.
The main feature of the liquid -solid interface as shown in Figure 14 is that it is nearly
' perpendicular to the growth direction. This is expected on the basis of the observed
similarities- between SOC growth and EFG growth,' as previously idiscussed.
	 The unex-
pected result, is that the surface is slightly tilted away from the substrate, rather than
toward the substrate.	 Tilting toward the'substrate would cause a reentrant (acute) angle
( at the edge of the silicon, and would explain the apparent good features of SOC growth
(e. g., the tendency of SiC particles to accumulate at the ceramic surface rather than
the free surface). 	 An interface tilted toward the substrate was expected on the basis of
r
I simple thermal modeling that did not accurately take into account the two-dimensional
j	 t nature of the heat flow.
F 
t A liquid - solid interface tilted away from the substrate is, in fact, predicted by the
more exact thermal analysis by S. Schuldt described elsewhere in this report.
	
It is
interesting that throughout most of the silicon, the isotherms are tilted toward the sub-
'; strate in agreement with the simple analysis (i, e. , heat 'flow is from the ceramic to the
silicon).
	
In the vicinity of the interface, however, the heat flows from the silicon to the
. ceramic because the hot liquid only coats one side of the substrate.
	 In this area, heat
4
flow at the ceramic side of the silicon layer is conduction-limited, whereas on the free
surface, heat flow is current-density-limited (or area-limited) by the Stef an- Boltzmann
law.
The shape of the liquid - solid interface described above has been indicated on the two
samples on which a carbon-free` meniscus break was observed.
	 Visual observations
clearly indicate that the surface is concave, as demanded by theory, although the con--
cavity is not evident in Figure 14.
i
V During the quarter, some observations were made that suggest relationships between
i . the heat transfer, the angle of the liquid - solid interface, and the necessary conditions
for growth.	 During dip coating, one of the unslotted substrates broke and fell back into
r- the melt. An unslotted substrate was used to draw it out.	 This frequently can be done;
f
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(a) 50x SEM image showing over-all shape of surface
from which the liquid silicon suddenly pulled away.
(b) Magnified (200x) image showing twin boundaries
and detailed surface shape. The sharp edge was
at the triple ( liquid-solid-vapor) junction during
growth.
Figure 14. Shape of As-Grown SOC in the Vicinity of
a Triple Junction
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r^+	 g because of the surface tension of the silicon which tends to hold the substrates together.
a The substrates were withdrawn at a constant velocity, with the carbon-coated side of the
unbroken substrate away from the broken substrate.
	
The result is that on a large region
of the substrate, there is a thick layer of silicon on the back holding the two substrates
* -together.
The resulting coating on the silicon is quite interesting.
	 In the region where there is no
silicon on the back, the layer appears quite smooth with the normal twinned texture.
In the regions where there was silicon on the back, however, the silicon, layer on the
_ front is quite rough.	 Microscopic examination shows that the crystal structure in this
r region consists of fine-grain silicon.
	 A surprising result is that the surface is covered
with a high density of SiC particles visible only at high magnification. 	 The SiC particles
normally appear at the silicon - ceramic interface and we have never observed them on
the as-grown surfaces of normally twinned silicon.
q
Calculation and Observation of Meniscus Shape
The shape of the liquid meniscus in our model of SOC growth is shown in Figure 15.
The coordinate system shown in Figure 15 is chosen so that x = 0 is the ,plane 'of the wall l
and y = 0 is the surface of the liquid far away from the meniscus..
	 The shape of a two-
' dimensional semi-infinite liquid bounded by a rigid plane wail is well known from hydro-
.
statics.	 A derivation of the differential equation and its solutions is ;given by McNutt
and Andes. 3	 The radius of curvature, I3,, of the liquid meniscus is given by
dd
	
d2x
1	
_	
dx	 dy2
1+ d
	
2	 3/2
(	 ► 	 I	 ] 1+ dx	
2
[	 Idyl	 ]
3/2	 I
t 2where K	 = yL /p Lg and yL is the surface tension of silicon (720 dynes/ern
	
PL is the
density of the liquid (2. 53 g/cm 3), and g is the acceleration of gravity (980 cm/sec2).
The solution with the appropriate boundary conditions is given by:
x = K cosh"1 2K _2	 1 -
	
2	
-K cosh-1 2K -2 ^-^
2 (2)
,	 t
y	 2h	 o
2	
2
where ho	= 2K	 (1_ - sine ) is the meniscus height which depends on the contact angle,c
0 c .	 The solution is plotted to scale in Figure 15, which also shows the typical dimen-
sions of a slotted substrate which is 1 mm thick, having 1-mm horizontal slots, on
" 1.5-mm centers.
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O thI
	
	 n e noncarbon-coated back side of the ceramic, it Ls assumed that the SLLLcon -
ceramic contact angle is 90 degrees and meniscus height is zero, as in Figure 15,
Observations of the back side during actual growth show that the average -contact angle
is indeed 90 degrees but that slight positive and negative fluctuations continuously
^: [	 occur as the substrate is withdrawn. As a slot approaches the liquid level, the black
f j	 meniscus attaches itself to the slot. After the slot rises, the meniscus breaks and
goes back to the 90-degree contact and this breaking of the meniscus causes motion of
the substrate resulting in horizontal striations visible on slotted substrates.
The calculated meniscus height depends on the surface tension and the contact angle.
In Figure 15, ,a contact angle of 11 degrees is assumed, as measured by Surek. 4
Although we have not yet been able to measure the meniscus shape and contact angle
in detail, we find that the meniscus height is about 6, 5 mm and appears to be independ-
ent of growth speed and melt temperature, over the range of speeds and temperatures
investigated, _ This is in agreement with Surek's observations 4
 that the steady-state
contact angle is independent of velocity and temperature gradients over a wide range,
a
V yi
3
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Figure 15, Scale Representation of SOC Growth. The horizontal
and vertical scales are in millimeters. The calculated
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meniscus shape; is based on thermal equilibrium.
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THERMAL ANALYSIS OF THE VERTICAL SILICON-ON-CERAMIC
GROWTH PROCESS (S, E. Schuldt)
a
Introduction
	 ! .
5-10	 i
i	 Sheet silicon may be grown vertically from the melt either unsupported 	 or attached	 }
1	
k
to a substrate material, 11-14 In either case, the attainable growth rate is limited by
heat extraction efficiency. The steady-state analysis of unsupported silicon growth is
greatly simplified by the symmetry of the structure, leading to uncomplicated solution
to the heat equations, 13 Important by-products of the analysis are expressions for pull
speed versus sheet thickness and for the shape of the crystallization or freezing front, 	 }
This symmetry does not exist in the case of silicon grown on ceramic, and numerical 	 "	 z
I	 methods were chosen to solve the heat equations,
f
C
The essential features of dip coating SOC are shown in Figure 16, Ceramic wafers
are pulled vertically from the silicon melt at constant speed, v. The freezing front
Y
i
CERAMIC	 n
SUBSTRATE
SOC SURFACE THICKNESS t
T
LIQUID-SOLID INTERFACEI	 — Ti -
If	
CONTACT ANGLE 9 = 11
JA
r ;I
^a
^	 y
MENISCUS	 (t - t^)/ K= cos 
h-1 yK
HEIGHT YF	
2
= K 2(1-sin A)	 - 4 2 +Cj	 K
i
I	 !	
.
i
i
	Figure 16. Cross-Section View of SOC Growth. The meniscus shape
	 x_
is based on hydrostatic equilibrium. Radiative back-
ground temperatures To and T 1 are seen above and below
the liquid - solid interface, respectively.
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appears at a height yF above the melt. The value of yF at zero pulling speed may be
calculated from hydrostatic considerations. 10 Moreover, this appears to remain un-
changed in actual steady-state growth for pulling speeds up to well into the millimeter-
per-second range, 14 Above yF , the temperatures in the structure begin to fall toward
some effective radiation temperature, To , of the environment. A possibly different
radiation temperature, T 1 , is seen by the portion of the structure below the freezing
front. In the present study, only radiative heat removal was considered and the temper-
y
atures T 1 and To were assumed uniform over 0 5 y < yF, and yF 5 y < -, respectively,
The simple two-part background is used to give a crude approximation to the effect of a
	
heat shield located'at y	 More general heat loss functions are easily incorporated and
. F^
may be investigated later.. As was true in the unsupported case, the rate of heat extrac-
tion by radiation must balance the rate of removal of sensible heat from the melt (by
convection) plus the rate of release of latent heat at the freezing front. In the present { i
case, most of the sensible heat is carried in the ceramic.
	
i
Heat Equati ons
Two zones are identified because of the different thermal properties of molten and solid
silicon. In the zone yr, 5, y < the steady- state heat equations in the ceramic portion
follow from two-dimensional heat balance, including convective terms: 15
;a
ax kc	 +
	
ax	 ay	 ayy l - P c C c v	 0 0ay = 5 x s t	 (3)c
	
I	 I
4
^I	 (
kc as T( O ,y)	 ec cr r^ T(O,Y), 4 - TO	 (4)
T(x , °')	 To	 (5)
The two-dimensional model is appropriate because the width of the structure (z-dimension)
is assumed large compared with the thickness, t
c
 + to, Physical parameters are identi-
i fied in Table 11. For the silicon portion, a one-dimensional temperature profile, U
0 (Y),
is used, equ valent to assuming the isotherms are horizontal. This assumption will be
checked below by estimating the inclination of the isotherms' in the solid silicon portion.
k	 The steady-state equations in the solid silicon (y z YF) are
	
dU	 dU
to^ d jkod	 d 	 Po CQ v dY	 fo(Y)	 (6)y y I
'	 f o(Y) = eo	 [ o (y) ) 4 - To 4	 kc ax T(tc , Y)	 (7)
,
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Symbol Description Value/ Units
C c Specific heat ofceramic 1.04 (J/g °K)
Co ^ C 1 Specific heat of silicon 0. 954 (J/g °K)
Jo(Y)- Silicon heat flux density (y > yF,) (W/cm, 2)
J1 (y) Silicon heat flux density (y < Yd (W/cm. 2)
k Heat conductivity of ceramic 0.041 _(W/cm °K)
ko Heat; conductivity of solid silicon, 343/UD (W/cm °K)
k1 Heat conductivity of liquid silicon ; 0. 6 (W/cm °K.)
L Latent heat of fusion of silicon 1802 (J/g)
T(x, y) Ceramic temperature ("K)
To Downstream (Y > ,Yd ambient temperature (°K)
T 1 Upstream (y < yF,) ambient temperature (°K)
TM Melt temperature (°K)
T Silicon freezing temperature 1685 (°K)
t Ceramic thickness (cm)
to Solid-silicon layer thickness (cm)
t1 (y) Liquid-silicon layer thickness (cm)
Uo (y) Silicon temperature (y z yr) (°K)
UI(Y) Silicon temperature (y s YF,) (OK)
v Pull speed (cm/sec)
yF, Total meniscus height above melt 0,`,5 or, 0.69 (cm)
b Numerical grid spacing 0, 02 (cm)
P C Ceramic density 3.3 (g/cm3)
Po— P1 Silicon density 2.33 (g/cm 3 )
k(
{
s	 i
r	 i
Uo(y)	 _	 T(tc , y)	 (g)
U0(y ,)
	
=	 T 	 (9)
1
The extraction term fo(y) includes both radiation at the external surface and conduction
across the internal surface into the ceramic,
,y
In the zone 0 s y < yF, the equations for the ceramic portion are similar to Equations
' (3), (4), and (5), except for the radiation temperature, T 1, in place of To (Figure 16)
and a boundary condition at y = O instead of y =	 :
1
;. k	 =a x	 'c a x	 y	
c a y	 pc Cc v a.Y	 °	 (10)
I	 ) 
+	 k
,
k 	 a x TO, Y)	 =	 E c a [T ( 0 , Y)) 4 - T14)
	
(11)
l T(x,0}	 =	 TM	 (12)
I In the liquid-silicon portion ;
 the variable thickness t 1
 must be taken into account.
	 The
following is derived based on the assumption of horizontal isotherms [see next subsection
I for full derivation of Equation (13)
I
dU
ay { t 1 k1 dyl l -	 p o vto C1	 y1	 = f1 (Y)	 (13)
I
',
'
dt	 zJ
f1(y)	 _ i 1 +^ ay
	
I t/a
,	 e 1a [U1(Y)^ 4 - T1 4	 -kc a x T {tc , Y)	 (14)}111
U1 (Y)	 -	 T (tC, Y)	
(15)
U1 (yF)	 =	 T 	 (16)
A final condition expresses the fact that the freezing front is the source of a heat flux
density (vertical component) equal to P o vL:
I
-k	 d (YFU	 ) +	 vL _ -k d U`'1 y	 1	 po	 o dy	 o (YF)	 (17)
f
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Refer to 'Figure 17; We assume horizontal isotherms so that temperature can be denoted
(Yy). Vertical mass flow, independent of y, is equal to p o vto, If t1 (y) denotes local
`	 i	 thickness, vertical heat flux, I3(y), per unit width is
II(Y) = p o vt0C 1 U1 - t1k 1 dU1My	 (18)
I.
Denoting by f1 (y) the heat flux density, lost by radiation at the curved surface and by
condution to the ceramic, we then have
dI3/dy + f
	
0
r	 or
d I	 dUl	 dU1
dy ttl k1 dy a
	
Po vt0C1 dY	 f1(Y)	 (19)
z;
For t (y), we use the result from Harrill, et a1; 10	 :.1
1
j	 (t1 to) /h	 cos ii 1 (2K/y) cosh 1 (2h/YF,
l 112	 (	
1/2
	
l	 (yl, /I) 2 1	14 - (Y/I)2 ,	 (20)F	 l	 L
wliere K/y,	 [ 2(1 -sill 	 = 0, 79 if the contact angle, ©, is 11 degrees.
finite Difference Model
A finite two-dimensional array of points was chosen (Figure 18) as the framework to.
approximate the solution of the above equations by finite differences,. The ceramic
thickness is covered by four full-distance increments, b, and two half-increments, 8/2,
making a total of five; hence, d tc /5. The same increment is used for the vertical
direction. An integer, mr, labels the approximate location, yF of the freezing front,
4
	
	
separating the liquid and solid silicon phases. If m = 0 denotes the bottom. row of points,
the correspondence between m and y is
{	 y = (in _ 112) 8	 (21)
E
5
and in f, is the largest integer contained in (y ,/6+1),
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Figure 17.	 Diagram of Meniscus Region
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Figure 18.	 Finite Difference Array for Calculating SOC Temperature
Profile.
	
Right-hand column of points corresponds to
!	 silicon layer (one-dimensional approximation) and right-
hand edge of substrate.	 The rest of the points represent
locations within and at the left-hand 'edge of the substrate.
r
r	
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` The right-hand column of points is sufficient to represent the entire silicon thickness
r due to our assumed horizontal isotherms.	 There are no discontinuities in the two-
dimensional temperature profile; hence, the silicon temperatures are equal to the
ceramic temperatures at the silicon'- ceramic interface.
't
The details of the solution technique, a modified over-relaxation method (Gauss-Seidel)16
are omitted here.	 The equations are nonlinear due to the Stefan-Boltzmann relations and
the temperature-dependent ko .	 For the latter, an approximate inverse temperature
dependence, k
	
= 343/U
	 is inferred from recommended data over the range 800°K s
Vo s 1685	 018	 These nonlinearities are handled by means of coefficient updates at
each-Gauss-Seidel iteration.
The steady-state temperature profile depends on the thicknesses of ceramic and silicon,
the pull; speed, the melt temperature, and the background temperatures, T o and T 1 .	 Of
course, 'T 
	 is fixed at 1685 °K.
	
Not all of the foregoing can be independently specified,
' since the problem would be overdeterinined and a solution would, in general, be non-
existent.	 As a mathematical convenience, we have chosen the melt temperature to be a
dependent variable, and this is therefore an output of the calculation along with the tem-
perature profile. Also, we specify the temperature differences T M - To and TILA - T1
rather than To and T 1 directly (e. g. , TM - T1 = 1385°K will result in T o being a little
above room temperature because TM will generally be a few degrees above 1685 °K.
Interpretation
t At the present time, the complete temperature profiles in ceramic and silicon are of only
casual interest.	 Isotherms obtained by interpolation of output data of two computer runs
are xshown in Figure 19, 	 The sparse, sharply-beat isotherms below the freezing front,
and the sudden increase in isotherm density above the point of latent heat release, are
features found in all the runs.
4
On the other hand, the silicon. part of the profile is crucial and gives the nucleus of
information for our interpretation of thickness versus growth speed. 	 As in the case of
unsupported silicon sheet growth, 13 a major assutxiption here 'is that stable growth of
silicon on ceramic requires the liquid meniscus to be at or above the freezing tempera- 1:.
' ture; that is, heat flow in the liquid must not be away from the freezing front. 	 A condi-
tion for the limiting stable growth rate is that the temperature gradient on the liquid }
side of the interface approach zero,
	 According to Brice, 17 maxi-mum silicon thickness
't ( at a given velocity may be obtained by adjusting the melt temperature to a point just above'
the value where the interface becomes unstable and dendritic growth develops.
	 In a corn.-
uter calculation this would correspond to zero temperature gradient in the liquid at
	 -P	 p	 p	 g	 q	 y t
yr,
-
3.9
I
t
t 1j
y^ yF
i
,j
i
Li
y=0	 y=0
}
i Figure 19.	 Isotherms for T -T
	
- 5n, n = 1, 2,
	 . , by Two
0;Dimensional Interpolation; t c
 =	 1 cm, y^ = 0. 5 cm,
TM - To = 1385°K, TM - T 1 = 300°K,
	
°Left: ` to =
0. 003 cm, v = 0. 153 cm.	 Right. to = 0. 03 cm, v = ';
0; 0685 cm,
i
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Figure	 shows calculated normalized heat flux, Jt/ vLt
	
as a unction ofg	 P	 o	 J	 Y, where
e
dU
J - J1 =	 k l dy (liquid)	 (22)
' J = Jo = - ko ay (solid)	 (23)
=j
for three melt temperatures at the same pull speed.
	
In Figure 20, the middle case (II)
gives maximum stable to because J 1 (yF ) 	 0.	 Case I, with a higher melt temperature
and lower to , is within the stability limit, but Case III (lower melt temperature) is un-
q
s table.
f
a
3.0	 Jt%P vLto I
2.5
LIQUID ( JI ),	 SOLID (Jo)
2.0
I
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1.5 I	 Y= YF
I
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0.1	 0;2	 03	 0.4 0.6
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' 1 Figure 20.	 Normalized Thermal Flux in Liquid and Solid
' Parts of the Silicon Layer at Height ;y Above
Melt Surface,	 v = 0. 098 cm/sec for all three
cases.	 The degree of stability is determined
by the melt temperature.	 Case I (stable): TM
- TF = 22. 3 deg, t' = 0. 0067 cm, J1 (y
	 ) > 0.
Case II` (stable) :	 M - TF = 15, 1 deg, 	 o
0.0100 cm, J
	 (YF) = 0.	 Case III (unstable):
Tm - TF = 6.	 deg, to = 0. 0143 cm, J1 (yF ) < 0,
'	
^117
j	 t^
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Figure 21 gives further computed data assuming the same fixed v. J1(yF) is seen to be
a monotonic increasing function of T M . and to is a monotonic decreasing function of TM.
According to this figure, silicon thicknesses up to 0. 01 cm can be stably grown at
v = 0. 098 cm/sec on 0. 1-cm ceramic, assuming that heat is removed by radiation town
environment at room temperature.
0.020	
UNSTABLE	 4 --► 	 STABLE
	
0.3
0.016
	
0.2:
0.012	 0.1
i	 0.008	 0
0.004	 j	 -0.1 a
00	 5,	 10	 ° 15	 20	 25	 30	 .2
TM-TF(0K)
{{^ Figure 21. 'Normalized Jl (yr) and Silicon Thickness as Functions of Melt
Temperature. Pull speed fixed at 0. 098 cm/sec; tc = 0. l cm;
TM To =1385°K; TM T1 =50°K;yF=0.5cm.
f
Figure 22 shows to and J(yF)/po L as functions of pull speed when melt temperature is
held constant, We note that t o always decreases as v increases, but J 1 (yr)/po L reaches
L^	 a minimum and then increases with v In general, the model indicates that growth is
C	 i
more stable at both extremes of pull speed (fixed T M ) and tends to become less stable or
unstable at intermediate pull speeds. if a lower T M were used in these calculations,
there would be a larger range of pull speeds corresponding to unstable growth, and stable
growth would be possible at both higher and lower pull speeds' outside of this range.
i
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Figure 22.	 Normalized J
	 (yF) and Silicon Thickness as Functions of
Pull	 4NISpeed.	 - TF fixed at 15. 1 deg; tc = 0. 1 cm, TMTo = 1385°K; Tm - T1 = 50°K; yF, = 0. 5 cm.
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Figures 23a and 23b give conditions of limiting stable growth; in other words, v and T
M
are simultaneously varied to keep J 1 (y= 0,	 The solid curves of Figure 23a comparei
the effects of high and low background temperature as well as two different substrate
^. thicknesses.
	
Dashed -lines are limiting growth conditions for unsupported silicon from 	 x'
the one-dimensional analysis. 13 That analysis predicts a constant v2 t o for each back--	 3
ground temperature,' giving straight lines with a slope of -2 on the logarithmic plot.
	 On
the other hand, the v2 t product for SOC is seen to fall rapidly at higher pull speeds, as0
thermal convection in the ceramic begins to dominate the heat disposal problem.
	
The	 "i
corresponding melt temperatures in Figure 23b all have maxima at intermediate pull
I
4^
speeds.	 This phenomenon, which is not readily explained, is consistent with the observa-
.M1
tions made in connection with Figure 22. 	 The experimental data shown in-Figure 23a were
obtained with the "fast dipper" on 0. 1-cm-thick ceramic with an undetermined background
- temperature.	 i
The Role of T l and yF
1 The calculations discussed so far have been based on the values y E - 0. 5 cm and TM
T 1 - 50 degrees.	 To test the generality of the results, the calculations for the Figure	 n `
23a curves were repeated for two different combinations of yF and T 1 : a) yr = 0. G9 cm,
T 1
	TM ,= 50 degrees; b) y1, = 0,-5 cm, T1 - ,TM = 300 degrees.	 It was found that these
I
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0.02 '< 0.04 0.06 '0.1	 0.2	 0.4 =0.6
v (cm/sec)
Figure 23. Silicon Thickness and Melt Temperature as Functions of Pull Speed for J 1 (yF) _ 0
[limiting stable growth]. (a) TM - To = 1385°K, to = 0.1 cm. (b) TM- To = 300°K,
tc 0.1 cm. (c)TM-To =1385°K, te =0.2em. (d)TM-To=300°K, tc=0.2cm.
(e) TM -'To 1385°K, tc 0 [unsupported growth]. (f) T^A - To = 300°K, t c 0.
Experimental data (+) were obtained with the "fast dipper' on 0. 1-cm ceramic.
R
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3new combinations gave the same limiting v versus t o relationships as before. This is a
surprising result and it indicates that neither of these parameters has a significant effect
on the important limiting relationship,
	
This also tends to support our earlier analysis of
theunsupported sheet silicon growth, in which J 1 was assumed equal to zero, and further
details of the liquid meniscus such as its shape and temperature distribution, were
ignored,
Isotherm Shapes Within the Solid Silicon
The isotherms were assumed flat in the silicon part of the structure. 	 The error in this
assumption maybe estimated by analyzing heat flows up the silicon and laterally toward
the radiation and ceramic surfaces.
	
In the solid silicon portion, the greatest departure
from flatness occurs near the freezing isotherm itself, so the discussion is restricted to
that region.	 No attempt is made to examine the liquid portion. 	 We proceed as follows.
Let j 1 and j2
 be flux density vectors at the corners as shown in figure 24. 	 In a column
of cross-section dxdz, the latent heat released per unit time is po Ldxdz,- This is
obviously the same quantity as 13'1 1 dsdz; hence,	 7
i
^3 1 I	 = p ovLdx/ds = po L cos a1	 (24)
Similarly,
^12^	 =	 p ovL cos a2	 (25)
The lateral components are then
j1x	 povL sin al cos a1	 (26)
tl' 12x
	
-	
po L sin a2 cos a 2	 (27)
By continuity of lateral heat flow, j, x is also the heat conducted into the ceramic:
i jlx
	
-	
kc	 16TJ3xl,	 (28)
andj2x is the radiated heat
1i
h `
_	
e	 (TF4T	 (29)1 2x	 oa' 	
04)
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Figure 24.	 Analysis of Freezing Point Shape by
Means of Heat Flux Components x
Combining (26) with (28) and (27) with (29) gives
a l	 =	 1/2 sin-1 /2kc 16T/axl/po L	 (30)
a2	 1/2 sin - ' ^2eocr (TF4 - Too 1/p ovL	 (31)
The angle a2 may be evaluated directly, but for al it is necessary to calculate 16T/axl ,
A three-point interpolation formula may be used incorporating the calculated tempera-
tures at y = yF and the last three columns in the finite difference lattice, recalling the
spacing as shown: t
a
^-- _ b	 "I _ b/ 2 -sl
j a
T
=	T_	 TF
,.
The interpolation formula yields
aT
_ l r8	 - 3T	 } 1ax	 6 1 T TF	 -	 3 T I
at the right-hand edge, k
k, F
The angles a
	
and a
	 are plotted against thickness t 	 in Figure 25 from data for the cold
x	 i	 1	 2	 0
background case represented by the right-hand solid curve in Figure 23a, 	 The maximum
j	 angles occur at the largest t o , ,which is 0. 1 cm.	 We restrict our attention to this con-
i
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I	 Figure 25. Inclinations of Freezing Isotherm versus Silicon Thickness.
Growth conditions as in (a) of Figure 23 a l
 inclination
at silicon interface; a2 = inclination at as-grown surface.
l	 ^.
dition, which is the severest test of our flatness assumption. In Figure 26, that parti-
cular crytallization front is represented as a circular arc. From this geometry, the
highest vy spanned by the crystallization front is calculated to be 0. 008 em. Since the
finite difference increment, 6, is 0.02 cm, we conclude that the worst-case Ly is only
about half the numerical lattice spacing, and this justifies the flatness assumption.
i
I
AY
n	 I
13.5°
0.1 cm
I
Figure 26. Approximate Worst-Case Crystallization Front
Geometry (Exaggerated Scale)
l	 It would be incorrect to conclude that most of the heat from the silicon is conducted into
the substrate, although this is locally true near the interface, where a 1 > a2 . Infact,
the angle a l decreases and eventually becomes negative with increasing height above the
'
	
	
interface. In the net, heat flows from the ceramic into the silicon and not the other way
around. This is certainly to be expected in view of the large contribution made by the
substrate to the total heat that must be radiated away.
I
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rSummary
A steady-state vertical growth model for SOC yields a system of nonlinear, coupled dif-
ferential equations for the temperature profiles in ceramic and silicon portions of the
structure. Cooling of the structure is assumed to be by radiation to a specified environ-
ment, and the cooling rate must balance the rates of latent heat of fusion and convected
heat from the melt. Liquid meniscus height is fined by hydrostatic considerations and
1	 does not vary over the normal range of growth speed. Because of the complicated geo-
metry and essential nonlinearityof the system, numerical solution of the equations is the
method of choice.
Ih
Due to the overall heat balance requirement, only certain combinations of ceramic thick-
ness (tc ), silicon coating thickness (to), pull speed (v), and melt temperature (TM) will
yield steady-state temperature profiles., In actual growth, the coating thickness is not
.	 a
9
arbitrarily specified but is a dependent function of t c , v, and TM (>TF).
A theoretical stability criterion 17
 places a further restriction on the allowable combina-
tions of growth parameters. Growth is not stable- if heat flows backwards from the cry-
stallization fronts; in other words, stability requires that d/dy U1 (y) s 0. For a given
pull speed, to increases monotonically as TM is lowered toward Tr but d/dy U 1 (yF)_
_a
increases (becomes less negative) at the same time. Maximum coating thickness for
stable growth occurs therefore when d/dy U  (y F ) = 0. This limiting thickness and the
	 j
corresponding melt temperature both depend on pull speed, ceramic thickness, and radia-
tion environment,
i
The limiting to versus v relationship has an economic significance in terms of process
throughput and was investigated (Figure 23a) for various combinations of't c and To . This
was compared with unsupported silicon growth (tc = 0). As expected, throughput is
penalized by the presence of the substrate, especially at high pull speeds, due to the
extra (sensible) heat input to the system.
Finally, the one-dimensional approximation in the solid-silicon portion was critically
i examined by estimating the maximum departure, . py, from :flatness for the freezing iso-
therm. This turned out to be of the order of 0. 01 cm, which would appear to justify the
approximation. Also, the freezing isotherm. was found to be bowed upward, making a
I	 larger inclination to the horizontal at the ceramic surface than at the as-grown surface,
Although most . of the latent heat is carried vertically, this would indicate that the net
lateral heat transfer in the neighborhood of the freezing front is into the ceramic as op-
posed to out from the free° surface. This is true only locally, however, In fact, over
the structure as a whole, net heat transfer across the silicon -ceramic interface is from
I ceramic to silicon,
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CONCLUSIONS AND RECOMMENDATIONS
CONCLUSIONS
From work performed during the quarter, we conclude that:
"	 • Mullite substrates in a slotted configuration must contain excess
silica to avoid breaking after dipping,
j	 • , Dye-checking the slotted substrates for cracks increases the
yield of coated substrates.
• Hand-rubbed carbon coatings are applied to slotted substrates
instead of colloidal graphite so as to avoid silicon entering the
s
slots during dipping,
• The silica content of the mullite substrate must be high enough
to obtain a good thermal expansion match with silicon but not so
j high as to make the substrate "soft" at the melting temperature
of silicon.
• The relationship between coating velocity and thickness for dip-_
coating SOC material follows a A = constant, relationship. 	 The
value of this constant increases as external cooling is added to the i
coating process.
1	 0 Continuous coating of substrates can be obtained using our SCIM
coating facility. ; Tight control of the thermal gradients near the
solidification zone is necessary to produce large-area coatings.
3
i	 •
`
The absolute value of our SOC/single-crystal solar cell conversion
r efficiency is not known.	 Using a standard, reference cell obtained r
i# from JPL yields best SOC results of 9, 6 percent coated total-area
-conversion efficiency.
• We have a standard process for fabricating slotted SOC solar cells
{ which yields reproducible results,
f	 a	 •
^
The parameter which offers the greatest room for improvement in
n
foverall performance is J
s c ^.
w,
a
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• Recent results indicate the integral optical coupler (IOC) concept is
viable. Further work must be done to improve fabrication techniques
In order to provide higher overall performance.
0 Back Surface Field (BSF) studies on SOC material have shown negative
results to date.
• Recent observations indicate that the angle of the liquid - solid inter-
face tilts away from the substrate - silicon interface in the neighbor-
•	 hood of the freezing fx•ont.
• An analytical analysis of otio dip-coating process indicates that our
ceramic substl ate n ay'pen Itlize us thermally at high pull speeds.
RECC?iVZMI ENDATIOSTS
i
To elate, we have carried oa an effort in an attempt to provide a Back Surface Field
(BSIi) effect in our SOC material using various alurrninut
-Ii pastes. This activity has
not proven successful. We recommend a cessation of this activity and more emphasis
placed on improvnaiont of slotted-ccll processing techniques.
I
Y	 .z
t
i
i
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PROJECTION Or FUTURE ACTIVITIES
i Future activities are projected as follows;
• Characterization of the mechanical properties of the latest new
mullite compositions for slotted substrates will continue.
• Both dip coaters will be dedicated initially to providing material
for JPL disbursement to outside contractors for cell fabrication.
114
• The production dip coater will be used to provide cell material
_
I.
and evaluate new-composition slotted substrates,
l
• The experimental dip coater will be used to increase the
wo
speed - thickness product by further investigating external cooling
near the solidification front,	 ?,
.' • The thermal gradients at the solidification area in the SLIM coater 	 9
will be modified to provide for larger-area continuous coatings,
Elevation of the downstream end of the coater may be used to improve
f. coating performance.
i • Material evaluation will be carried out in an attempt to understand
what is limiting the Js c parameter of our SOC material.
• Efforts will be undertaken to systematically improve our SOC
slotted-cell processing techniques,
^. 0- The "2$" IOC cell activity will be continued, with increased emphasis
on the improvement of SOC stripe-cell processing techniques,
E = • Analytical work will continue in an attempt to understand the
strengths and weaknesses of the supported growth concept using
a ceramic substrate.
t
ii
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PROGRAM STATUS UPDATE
Updated versions of the Program Plan, Program Labor Summary, and Program Cost
Summary are presented in Figures 26, 27, and 28 respectively.
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TASK MILLSTONE M	 A M J A S	 D N D I
A. CONTINUOUS COATING FACILITY:
1.	 COMPLETE SUBSTRATE PRE- AND POST-HL4TER INSTALLATION.
2.	 COAT FIRST MULLITE SUBSTRATES,
3.	 CONTINUOUS COATER FULLY OPERATIONAL.
4.	 DEFINE PRELIMINARY GROWTH CONDITIONS U,E., RATE, ETC.).
5.	 OPTIMIZE COATING PARAMETERS.
lB.	 DIP-COATING FACILITY:
1.	 OPTIMIZE BASE-LAYER DOPING LEVEL FOR BEST CELL PERFORMANCE.
2,	 DEFINE 'STANDARD	 DIP CONDITIONS WITH RESPECT TO THICKNESS. I
TEMPERATURE, AND GROWTH RATE.
3.	 PROVIDE NECESSARY MATERIAL FOR DEVICE EVALUATION.
AN:J a1	 a1J4.	 PROVIDE JPL WITH 400 CM 2 OF SOC MATERIAL'MONTH.
C.	 EXPERIMENTAL COATING FACILITY:
1.	 COMPLETE DESIGN AND CONSTRUCTION.
2.	 REALIZE INCREASED DEPOSITION RATE GOAL OF 0.2 TO 0.3 CM; SEC.
D.	 SUBSTRATE OPTIMIZATION:
1.	 DEVELOP IN-HOUSE FIRING CAPABILITY, wa^a^ply
2.	 FABRICATE AND EVALUATE SLOTTED SUBSTRATES. <	 a96
3.	 OBTAIN AND EVALUATE GLASSY CARBON SUBSTRATES. s'
4.	 OPTIMIZE SUBSTRATE DESIGN.
t.	 MATERIAL EVALUATION AND DIODE FABRICATION:
1.	 APPLY LBIC TECHNIQUE FOR PRE-DEVICE SCREENING.
2.	 EVALUATE DLTS FOR IMPURITY IDENTIFICATION.
3.	 EVALUATE EFFECT OF IMPURITIES AND STRUCTURE ON L 0 AND SOC CELL
PERFORMANCE.
♦ 	 A 1 I	 t4.	 PRODUCE 10 SOC CELLS OF 1-CM 2 AREA-MONTH.
5.	 PRODUCE 100 SOC CELLS OF 20-CM 2 AREA
F.	 CARBON COATINGS.
1.
	
DETERMINE FEASIBILITY OF GLASSY CARBON COATINGS AS DIFFUSION =
SOURCES.
2.	 INVESTIGATE DIFFUSION FROM CARBON SOURCES.
3.	 DETERMINE COMPATIBILITY OF DOPED CARBONS WITH DIPPING PROCESS.
G.	 ECONOMIC ANALYSIS.
1.	 UPDATE ECONOMIC ANALYSIS AS NEW INFORMATION IS MADE AVAILABtt .
I	 l	 fH.	 SOC SOLAR CELL OPTIMIZATION (TASK VU:
1.	 OPTIMIZE SLOTTED SUBSTRATE CELL. 	 (TASK 11 AND TASK VI) ^dilll\wOl!!M
2.	 ACHIEVE 10 PERCENT C.E. (TOTAL AREA). 	 (TASK II AND TASK VI: y=a+'`• +^ i
3.	 IMPROVE JUNCTION FORMATION AND CONTACTING TECHNIQUES. ^^^+'-wyiew 	 +•	 I
4.	 DEFINE ANTIREFLECTIVE COATING TECHNIQUE. 5w
+.	 OPTIMIZE ANTIREFLECTIVL COATING TECHNIQUE
5.	 COMPLETE INTEGRATED OPTICAL COUPLER. "-1,1111"WEN"
6.	 COMPLETE HIGH-VOLTAGE CELL.
7,	 DEVELOP AND EXERCISE SOC CELL OPTIMIZATION MODEL TO INCLUDL
SILICON MATERIAL PROPERTIES. )
B. DELIVER 1O CELLS/MONTH (AS REQUESTED).
NOTE: IN ADDITION TO THE ABOVE PROGRA M PLAN, THE HONEYWELL CORPORATE TECHNOLOGY	 A PLANNED
CENTER WILL PROVIDE THE REQUIRED DOCUMENTATION ATTEND THE REQUIRED	 A ACCOMPLISHED GOALS
MEETINGS AND DELIVER THE REQUIRED SAMPLES AS PeR CONTRACT AGREEMENT.
Figure 26. Updated Program Plan
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